summaryrefslogtreecommitdiff
path: root/kc/core/cpu/exceptions.S
blob: 087cf1250426e26eadb687ec5399fc98cd57cd23 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
#include "exceptions.h"
#include "interrupt.h"

.macro EXCEPTION_BEGIN vec:req, code=0
    // just in case something tried to be clever before
    cld
    // push param registers
    ISR_STORE_PARAM_REGS
    // store certain parameters
    movb $\vec,%dil
    .if \code
    movq ISR_PARAM_REGS_SIZE(%rsp), %rsi
    .else
    xor %rsi, %rsi
    .endif
    // caller-saved registers
    ISR_STORE_CALLER_REGS
    // callee-saved registers
    ISR_STORE_CALLEE_REGS
.endm

.macro EXCEPTION_END vec:req, code=0
    // restore all the registers
    ISR_RESTORE_CALLEE_REGS
    ISR_RESTORE_CALLER_REGS
    ISR_RESTORE_PARAM_REGS
    .if \code
    add $8, %rsp
    .endif
    iretq
.endm

.macro EXCEPTION_DEFINE name:req, vec:req
\name\()_isr:
    .if \vec > 9 && \vec < 15 || \vec == 17 || \vec == 21 || \vec > 28 && \vec < 31
    EXCEPTION_BEGIN \vec, 1
    .else
    EXCEPTION_BEGIN \vec
    .endif
    ISR_CALL \name\()_handler
    .if \vec > 9 && \vec < 15 || \vec == 17 || \vec == 21 || \vec > 28 && \vec < 31
    EXCEPTION_END \vec, 1
    .else
    EXCEPTION_END \vec
    .endif
.size \name\()_isr, . - \name\()_isr
.endm

EXCEPTION_DECLARE page_fault PAGE_FAULT_EXCEPTION
EXCEPTION_DECLARE general_protection GENERAL_PROTECTION_EXCEPTION
EXCEPTION_DEFINE page_fault, PAGE_FAULT_EXCEPTION
EXCEPTION_DEFINE general_protection, GENERAL_PROTECTION_EXCEPTION